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Abstract: 
Frequency modulation in ring VCOs is investigated. 
Primarily, the linearity of conversion from input voltage 
to output frequency is considered. Bulk-voltage control 
of the threshold voltage of the VCO transistors is found 
to be a very promising approach for applications in fre-
quency ΔΣ converters. Different approaches apply in 
presence of high supply voltages, when transistors work 
in strong inversion, compared to low supply voltages, 
when transistors are in weak inversion. In strong inver-
sion, second-order effects controlled by the supply volt-
age linearize the VCO modulation, while in weak inver-
sion an improved linearity can be obtained using soft 
rails, at the expense of a reduced sensitivity. 
 
1. Introduction 
 
A frequency ΔΣ converter (FDSM) is a ΔΣ con-
verter without feedback [1]. The feedback in a ΔΣ con-
verter can be eliminated by building a system consisting 
of an integrator and a differentiator. The signal is inte-
grated, after which it is sampled and differentiated. As-
suming that the output of the sampling consists of the 
input signal and some added quantization noise, it can be 
seen that the signal is passing unchanged through the 
converter, while the quantization noise is differentiated 
or high-pass filtered. The output phase of a VCO is the 
input voltage integrated, and thus a complete FDSM is 
obtained by sampling the phase and differentiating the 
result, as illustrated in Fig. 1. 
If the VCO is nonlinear, it will introduce a harmonic 
distortion to the signal, and the signal to noise and distor-
tion ratio will possibly be limited by the nonlinearity. We 
believe that an attractive VCO architecture for use in a 
FDSM is a voltage-controlled inverter-ring oscillator 
(RVCO), due to the two following reasons: the possibil-
ity of a rather high linearity when frequency tuning is 
performed from the bulk terminal of the MOS transistors 
 
  
 
Figure 1. Block diagram of FDSM. The integrator is 
implemented as a VCO 
(as shown later), and the low supply voltage and power 
consumption capabilities of this VCO type [2]. 
According to the literature on RVCOs, the primary 
consideration is often wide tuning range and low phase 
noise [3] [4], and current starvation is commonly used to 
control the oscillation frequency. These topics are of 
secondary importance to the FDSM, and they will not be 
treated in this paper.  Controlling the frequency with the 
bulk voltage has some similarities to the current-
starvation principle, but it has linearity advantages at the 
expense of a smaller tuning range, compared to current 
starvation. This is discussed in section 2. 
The linearity of the bulk-controlled RVCO is dis-
cussed when transistors are operating in strong inversion 
and weak inversion, respectively. In both cases, the va-
lidity of the approaches is supported by spectreRF simu-
lations. 
 
2. Voltage to frequency relations in the 
RVCO 
 
The RVCO consists of an odd number (N) of invert-
ers connected in a ring. In each of the inverters the signal 
will be delayed by the time td, thus the output frequency 
of the oscillator is given from: 
 
   
dtN
f
2
1=  (1) 
Each node in the inverter chain is loaded by a capaci-
tance CL consisting of the total gate capacitance from 
two transistors, the total drain capacitance from two tran-
sistors, routing capacitance, and a possible additional 
capacitance or varactor. The delay in the inverter exists 
due to the time it takes the transistors in the inverter to 
charge CL. If N is large enough, all nodes will be com-
pletely charged and discharged during one period, and 
each inverter delivers the charge CLVdd. The transistor 
charging the capacitance will initially charge it with a 
maximum current ID. The current decreases during the 
transition, and if ηID is the mean current (disregarding 
leak currents), the frequency of the RVCO is given by 
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N and η are fixed parameters for a given RVCO, but 
from (2) it is clear that f can be controlled through CL, 
Vdd and ID. 
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CL can be controlled by a varactor, such as a biased 
pn junction. This is simple and effective, but also highly 
nonlinear [5]. A linear conversion can be obtained by 
switching on and off fixed capacitors, according to the 
magnitude of the input voltage. However, this requires 
large capacitor arrays at each node, and, more impor-
tantly, an A/D converter to control the switches, making 
it unsuitable in an A/D converter design. 
Controlling Vdd will also influence ID, as it is seen in 
the following sections. This principle has been shown to 
produce a reasonably good linearity. However, it re-
quires high input voltages and the input signal is loaded 
with pulses and a generally low impedance. This solution 
is not suitable in a low supply voltage and low power 
circuit. 
ID can be controlled through different current starv-
ing techniques. This approach results in a wide tuning 
range, but is also very nonlinear. Controlling ID with the 
threshold voltage of the transistors through the bulk volt-
age yields a better linearity. Furthermore, this solution 
implies a high and stable input impedance, and if Vdd is 
lower than one diode voltage, it is possible to have rail to 
rail inputs, or even input voltages exceeding the supply 
voltage. 
 
3. Bulk-controlled RVCO in strong inversion 
 
The behavior of the RVCO depends on the operation 
region of the transistors. It can be assumed that all nodes 
are completely charged or discharged during an oscilla-
tion period. This means that the drain-source voltage 
across the transistor that is about to be turned on is Vdd, 
while the gate-source voltage will be lower than the 
drain-source voltage. Assuming that the supply voltage is 
high, the transistor will saturate when the gate-source 
voltage passes the threshold voltage (Vth). To a crude 
approximation the saturation drain current is given by 
 
   2)(
2 thgsoxeff
VVC
L
WI −= μ  (3) 
where W and L are transistor dimensions, μeff is the ef-
fective carrier mobility, and Cox is the oxide capacitance. 
The maximum current used in (2) is obtained from (3) 
when the gate-source voltage equals Vdd. It is seen that 
Vth is in the equation for the drain current thus a model of 
the bulk dependency of Vth is needed. When the bulk 
source voltage VBS is increased, the depletion area and 
thus the space charge is reduced. Due to charge neutral-
ity through the MOS structure, the threshold voltage will 
be reduced according to: 
 
 BSBfBSftth VKVVV −Φ−−Φ+= )22(0 γ  (4) 
where Vt0 is Vth when VBS = 0, γ is a process constant and 
Φf is the surface potential of the MOS transistor. The last 
term is a secondary short-channel effect. It is seen from 
the equations that if VBS is increased, Vth is reduced. This 
results in an increased current in the transistor and thus 
an increased oscillation frequency. Now (3) is rewritten 
as: 
)2(
2
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To operate in strong inversion, Vdd > Vth is required, and 
the term with linear dependency to Vth will dominate. If 
the constant part of (4) is replaced with KΦ=Vt0-
γ√(2Φf)and the bulk-voltage dependent part is replaced 
with y=γ√(2Φf -VBS), a first-order approximation of the 
current can be written as 
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When Vdd is high, the linear dependency on y is dominat-
ing, and the current will grow with a power to VBS larger 
than one. When Vdd is reduced, the linear second-order 
effect in (4) becomes more important, making the de-
pendency more linear. 
In a real RVCO the load capacitance as well as μeff 
[7] will also be dependent on the bulk voltage. Reducing 
Vdd, and thus the primary effects, increases the influence 
of the secondary effects. These, in turn, reduce the oscil-
lation frequency when VBS is increased, and will increase 
the linearity in a limited VBS range for low supply volt-
ages in the strong inversion region. This is illustrated by 
the spectreRF simulation of a 5-stage RVCO imple-
mented in a 0.13 μm CMOS process. In Fig. 2 the in-
creased influence of second-order effects at low supply 
voltages is illustrated by the sensitivity Ks of the output 
frequency f versus the tuning voltage VBS (i.e., 
Ks=δf/δVBS), for supply voltages of 1.2 V and 600 mV. 
Both plots are normalized the value of the sensitivity for 
VBS =0.6 V. It should be added that only the bulk voltage 
of the n-mos transistors is controlled. Both n-mos and p-
mos bulk could be controlled, but it would require two 
different voltage levels dependent on each other, which 
is difficult to accomplish. 
 
 
Figure 2. Sensitivity of 5 stage RVCO normalized to 
their minimum value with supply voltages of 1.2 V 
and 0.6 V 
 
The plot of the oscillation frequency versus the tun-
ing voltage VBS, for Vdd = 600 mV, is shown in Fig. 3, 
with the corresponding sensitivity (without normaliza-
tion) in Fig. 4. 
A measure of the nonlinearity of the transfer func-
tion of the VCO is given by 
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Figure 3. RVCO transfer function for a 5 stage 
RVCO simulated in Cadence 
 
(see Fig. 4). The nonlinearity is 0.5 % over an input 
range of 0.6 V with a supply of 600 mV. However, if the 
supply voltage is higher, the nonlinearity increases, and 
e.g. at Vdd = 0.9 V the nonlinearity is 6.0 % and the sensi-
tivity curve is monotonically increasing. 
 
 
Figure 4. Sensitivity of the RVCO illustrates a 
nonlinearity of 0.5 % 
 
4. Bulk-controlled RVCO in weak inversion 
 
In many applications low supply voltages are desired. In 
these applications the RVCO is advantageous, and it has 
been reported to function down to 80 mV [2]. When Vdd 
decreases below Vth the channel in the transistors can no 
longer exist, and they are working in the weak inversion 
region. This means that the current expression is not 
given by (3), but depends exponentially on Vgs as in a 
bipolar transistor. Vth influences the drain current accord-
ing to [6] 
   ( )TDSTthgs VVnVVV eeII //)(0 1 δ−− −=  (8) 
where I0 is a proportionality constant, VT is the thermal 
voltage, δ and n are fitting parameters, and VDS is the 
drain-source voltage. The maximum current is found, as 
a function of Vth, when Vgs = Vdd. The last term in (8) can 
be a part of I0. 
The threshold voltage Vth is, according to the ap-
proximation given by (4), independent of the operation 
region of the transistor. This means that the maximum 
current, and thus the frequency in weak inversion, is pro-
portional to 
   TBSfD nVVeI /2 −Φ−∝ γ  (9) 
This implies that ID is a function of VBS to a power higher 
than one, and the sensitivity of the RVCO will be in-
creasing with VBS. To obtain linearity, this effect should 
be compensated. When Vgs is replaced with Vdd, it is seen 
from (8) that a reduction of Vdd will decrease ID, and this 
effect can be used as a feedback mechanism on ID. The 
feedback can be obtained with so-called soft rails by 
providing the supply voltage in the inverters through a 
biased transistor, as shown in Fig. 5. 
 
 
 
Figure 5. RVCO with soft rails 
 
When VBS is increased, Vth is reduced, and the average 
current in the bias transistor ηID is increased. This will 
cause an increased drain-source voltage across the bias 
transistor, and the negative feedback is obtained. The 
bias transistor will also be operating in weak inversion 
with a constant Vgs and Vth. According to (8) the drain 
source voltage of the bias transistor is given from the 
average current ID-B as 
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where I0-B = I0 exp((Vbias-Vth)/nVT). The length of the bias 
transistor changes the curvature of the (I,V) characteris-
tic. To maximize the linear tuning range, it should be 
short. However, if it becomes too short it will not be able 
to provide sufficient feedback. Cadence simulations of 
two (I,V) characteristics for bias transistors with differ-
ent lengths can be seen in Fig. 6. 
The width of the bias transistor and the gate bias 
voltage Vbias adjust the work point to a portion of the 
(I,V) characteristic where the curvature provides the de-
sired feedback. The principle is illustrated with a Ca-
dence simulation of the frequency and sensitivity in Fig. 
7 and Fig. 8. The same process as in the strong inversion 
simulation is used, and the supply voltage is 200 mV. It 
is seen that the nonlinearity is improved from 27 % to 
2.4 % when soft rails are used, at the expense of a lower 
sensitivity. It should be mentioned that simulations in 
weak inversion are often not very reliable, and good per-
formances for the circuit just described are likely to be 
obtained only after some prototyping. 
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Figure 6. Cadence simulation of (I,V) characteristic 
of two bias transistors with  lengths of 0.13 μm and  
0.2 μm 
 
 
 
Figure 7. RVCO output frequency in weak inversion 
supplied with 0.2 V with and without soft rails 
 
5. Conclusion 
 
Modulation linearity was discussed for inverter-ring 
voltage-controlled oscillators (RVCOs). This type of 
VCO was found to be a good realization for the integra-
tor in an FDSM, where linearity in the conversion be-
tween input voltage and output frequency is important. 
The RVCO was studied in two situations: when the 
supply voltage is high enough to bring the transistors in 
strong inversion, and when the supply voltage is low, 
forcing the transistors in weak inversion. 
In strong inversion the influence from second-order 
effects was seen to be controlled by the supply voltage, 
where a lowering of the supply voltage increased the 
influence of these effects. Through simulations it was 
shown that, when the optimal supply voltage (0.6 V in 
this simulation) was found, the nonlinearity could be 
reduced to 0.5 % for a full scale input signal. 
In weak inversion it was seen that the modulation is 
generally nonlinear. The linearity was shown to be 
greatly improved by using soft rails for the supply volt-
age to the RVCO inverters. Through simulations on a 
RVCO supplied with 0.2 V this principle was shown to 
improve the nonlinearity from 27 % to 2.4 % for a full 
scale input. 
 
 
 
Figure 8. Sensitivity of the RVCO in weak inversion 
supplied with 0.2 V with and without soft rails 
 
6. References 
 
[1] M. Høvin, A. Olsen, T.S. Lande, C. Toumazou. 
 “Delta-sigma modulators using frequency- 
 modulated intermediate values”. In IEEE JSSC, Vol.  
 32, NO. 1, pp. 13–22, Jan 1997. 
 
[2] M.J. Deen, M.H. Kazemeini,S. Naseh. “Performance 
 Characteristics of an Ultra-Low Power VCO”. In 
 Proc. International Symposium on Circuits and Sys- 
 tems ISCAS03, pp. 697–700, May 2003. 
 
[3] A. Hajimiri, S. Limotyrakis, T.H. Lee. “Jitter and 
 Phase Noise in Ring Oscillators”. In IEEE JSSC 
 Vol. 34, NO. 6, pp. 790–804, June 1999. 
 
[4] Y.U. Young, J.F. McDonald, R.P. Kraft. “12-23 
 GHz Ultra Wide Tuning Range Voltage-Controlled 
 Ring Oscillator with Hybrid Control Schemes”. In 
 Proc. IEEE Computer Society Annual Symposium on  
 VLSI 2005, pp. 278–279, 2005. 
 
[5]  S.A. Wartenberg, J.R. Hauser. ”Substrate Voltage  
 and Accumulation-Mode MOS Varactor Capaci- 
 tance” In IEEE Transactions on Electron Devices, 
 Vol. 52, NO. 7, pp. 1563–1567, 2005. 
 
[6] W. Fichtner, H.W. Potzl. “MOS modelling by ana- 
 lytical approximations. I Subthreshold current and 
 threshold voltage”. In International Journal of Elec- 
 tronics, Vol. 46, NO. 1, pp. 33–55, 1979. 
 
[7] M. Yoshida. “Mosfet carrier mobility model based 
 on gate oxide thickness, threshold and gate volt- 
 ages”. In Solid-State Electronics, Vol. 39, NO. 10,  
 pp. 1515–1518, 1996. 
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on January 22, 2010 at 05:30 from IEEE Xplore.  Restrictions apply. 
